

Single 4A Peak Current Low-Side Gate Driver

Description

The AS27517 is designed to drive low-side MOSFETs in boost-type configurations or to drive secondary synchronous MOSFETs in isolated topologies. With strong sink current capability, the AS27517 can drive multiple MOSFETs in parallel. The AS27517 also has the features necessary to drive low-side enhancement mode Gallium Nitride (GaN) FETs. The AS27517 provides inverting and noninverting inputs to satisfy requirements for inverting and noninverting gate drive in a single device type. The inputs of the AS27517 are TTL/CMOS Logic compatible and withstand input voltages up to 18V regardless of the VDD voltage. The AS27517 has split gate outputs, providing flexibility to adjust the turn on and turn off strength independently. The AS27517 has fast switching speed and minimized propagation delays, facilitating high-frequency operation. The AS27517 is available in a 6-pin SOT23-6 package.


Features

- Independent Source and Sink Outputs for Controllable Rise and Fall Times
- 4V to 18V Single Power Supply
- 4.0A Peak Sink and Source Drive Current
- 0.55Ω Open-drain Pulldown Sink Output
- 0.70Ω Open-drain Pullup Source Output
- 10ns (Typical) Propagation Delay
- Matching Delay Time Between Inverting and Noninverting Inputs
- TTL/CMOS Logic Inputs
- Up to 18V Logic Inputs (Regardless of VDD Voltage)
- Low Input Capacitance: 2.5pF (Typical)
- -40°C to 125°C Operating Temperature Range
- 6-Pin SOT23-6L


Applications

- Battery Management System
- Lidar Driver for Distance Test
- Boost Converters
- Flyback and Forward Converters
- Secondary Synchronous FETs Drive in Isolated Topologies
- These are Pb-free device
- Motor Control

Typical Application



Pin Configuration



Pin Descriptions

PIN NO.	PIN name	Description
1	VDD	Gate drive supply Locally decouple to GND using low ESR/ESL capacitor located as close as possible to the IC.
2	GND	Ground All signals are referenced to this ground.
3	IN+	logic input
4	GND	Ground All signals are referenced to this ground.
5	EN	Enable input. A logic high enables channel (the state of OUT is determined by IN+). A logic low disables OUT (OUT held low regardless of IN+). Floating is logic high internal.
6	OUT	OUTPUT

Order Information

Device	Package	R θ JA(°C/W)	Temp	Ship Info	Logo
AS27517	SOT23-6L	108.1	-40~125°C	Tape 3KPCS/Reel	AS27517

Absolute maximum ratings

Parameter	Value
VDD to GND	-0.3 to 20V
IN+ to GND	-0.3 to 20V
OUT to GND	-0.3 to VDD+0.3V
Junction temperature	150°C
Storage temperature, Tstg	-55 to 150°C
Leading temperature (soldering, 10secs)	260°C
ESD Susceptibility HBM	±2000V

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


Recommended operating condition

Symbol	Parameter	Range
VDD	VDD supply voltage	4-18V
Junction temperature		-40~125°C
PD	Power dissipation	0.59W


Electrical characteristics

(TA=25°C, VDD=12V, unless otherwise noted)


Symbol	Parameter	Test condition	Min	Typ.	Max	Unit
POWER SUPPLY						
I _{DD}	Supply current, VDD=12V	FS=25kHz		1.0	2.5	mA
I _Q	Quiescent current with no signal	IN floating		70		μA
I _{Q_3.3V}	Quiescent current	IN+=3.3V		85		μA
I _{DD_OFF}	VDD=3.0V, IN+=GND			50	100	μA
	VDD=3.0V, IN+=VDD			50	100	μA
U _{VLO_ON}	UVLO rising threshold	VDD rising	3.1	3.3	3.5	V
U _{VLO_OFF}	UVLO falling threshold	VDD falling	3.5	3.85	4.2	V
U _{VLO_HYS}	UVLO threshold hysteresis		0.2	0.5	0.8	V
LOGIC INPUT						
V _{IN+_H}	Noninverting input high voltage	IN+ input rising	1.8	2.1	2.4	V
V _{IN+_L}	Noninverting input low voltage	IN+ input falling	0.9	1.2	1.5	V
R _{IN+L}	Noninverting input pull down resistor			400		kΩ
OUTPUT						
V _{DD-V_{OH}}	High output voltage	VDD=12V, I _{OUT} =10mA		8	13	mV
V _{OL}	Low output voltage	VDD=12V, I _{OUT} =-10mA		6	11	mV
R _{ON_P}	Output resistance-pulling up @ 10V	VDD=10V, I _{OUT} =10mA		0.8	1.3	Ω
	Output resistance-pulling up @ 4.5V	VDD=4.5V, I _{OUT} =10mA		0.9	1.5	Ω
R _{ON_N}	Output resistance-pulling down @ 10V	VDD=10V, I _{OUT} =-10mA		0.60	1.1	Ω
	Output resistance-pulling down @ 4.5V	VDD=4.5V, I _{OUT} =-10mA		0.7	1.2	Ω
I _{SNK}	Peak sink current			-4		A
I _{SRC}	Source current			4		A
SWITCHING CHARACTERISTICS						
C _{IN+}	Input capacitance			2.5		pF
T _{RISE}	Rise time	C _{LOAD} =1.8nF		6	12	ns
T _{FALL}	Fall time	C _{LOAD} =1.8nF		6	12	ns
T _{DLH}	Propagation delay, Low to High, noninverting	C _{LOAD} =1.8nF	5	15	20	ns
T _{DHL}	Propagation delay, High to Low, noninverting	C _{LOAD} =1.8nF	5	10	20	ns




Block Diagram




Characteristic plots




Operation current vs frequency with Cload=1.8nF




Rising time vs VDD voltage with load is 1.8nF




Falling time vs VDD voltage with load is 1.8nF




pull down resistor vs temperature




UVLO vs temperature




IN+ high and low threshold vs temperature




Operation current vs temperature



Operation current vs frequency with different VDD



Operation current vs frequency with no load



VDD current vs VDD voltage with OUT

Operation description

The AS27517 is a single low-side gate driver with 4A/-4A peak sink/source drive current capability. Inputs of the AS27517 are TTL Logic compatible and can withstand the input voltages up to 18V regardless of the VDD voltage. This allows inputs of the AS27517 to be connected directly to most PWM controllers. The split outputs of the AS27517 offer flexibility to adjust the turn on and turn off speed independently by adding additional impedance in either the turn on path or the turn off path.

The AS27517 startup logic is optimized to drive ground-referenced N channel MOSFETs with an under voltage lockout function to ensure that the IC starts up in an orderly fashion. When VDD is rising, yet below the UVLO level, this circuit holds the output LOW, regardless of the status of the input pins. After the part is active, the supply voltage must drop 0.5V before the part shuts down. This hysteresis helps prevent chatter when low VDD supply voltages have noise from the power switching. This configuration is not suitable for driving high side P channel MOSFETs because the low output voltage of the driver would turn the P channel MOSFET on with VDD below the UVLO level.

VDD bypass capacitor guidelines

To enable this IC to turn a device on quickly, a local high frequency bypass capacitor, with low ESR and ESL should be connected between the VDD and GND pins with minimal trace length. This capacitor is in addition to the bulk electrolytic capacitance of 10uF to 47uF commonly found on the driver and controller bias circuits.

A typical criterion for choosing the value of bypass capacitor is to keep the ripple voltage on the VDD supply to $\leq 5\%$. This is often achieved with a value ≥ 20 times the equivalent load capacitance, defined here as Q_G/V_{DD} . Ceramic capacitors of 0.1uF to 1uF or larger are common choices, as are dielectrics, such as X5R and X7R with good temperature characteristics and high pulse current capability. If circuit noise affects normal operation, the value of bypass capacitor may be increased to 50-100 times the equivalent load capacitance, or bypass capacitor may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1-10nF mounted closest to the VDD and GND pins to carry the higher frequency components of the current pulses.

Layout and connection guidelines

The AS27517 family of gate drivers incorporates fast-reacting input circuits, shortage propagation delays, and powerful output stages capable of delivering current peaks over 7.6A to facilitate voltage transition times from under 10ns to over 150ns. The following layout and connection guidelines are strongly recommended:

- Keep high current output and power ground paths separate logic and enable input signals and signal ground paths. This is especially critical when dealing with TTL-level logic thresholds at driver inputs and enable pins.
- In noisy environments, it may be necessary to tie inputs of an unused pin to VDD or GND using short traces to prevent noise from causing spurious output switching.
- Many high speed power circuits can be susceptible to noise injected from their own output or other external sources, possibly causing output re-triggering. These effects can be obvious if the circuit is tested in breadboarding or non-optimal circuit layouts with long IN+ or OUT leads. For best results, make connections to all pins as short and direct as possible.

- The AS27517 is compatible with many other industry standard drivers. In single input pin IN+, there is an internal resistor tied to GND to enable the driver by default, this should be considered in the PCB layout.
- The turn on and turn off current paths should be minimized.


Truth table of logic operation

The MX27517 truth table indicates the operational states.

IN+	OUT
L	L
H	L

Operational waveforms

At power up, the driver output remains LOW until the VDD voltage reaches the turn on threshold. The magnitude of the output pulsed rises with VDD until steady state VDD is reached. The operation illustrated in the figure below shows that the output remains LOW until the UVLO threshold is reached, then the output is in phase with the input.



AS27517 start up waveform

Power dissipation

Power dissipation of the gate driver has two portions as shown in equation below:

$$P_{DISS} = P_{DC} + P_{GATE}$$

The DC portion of the power dissipation is $P_{DC} = I_Q \times V_{DD}$ where I_Q is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and so on, and any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of internal parasitic capacitances, parasitic shoot-through). The AS27517 features low quiescent currents and contains internal logic to minimize any shoot-through in the output driver stage. Thus, the effect of the PDC on the total power dissipation within the gate driver can be assumed to be negligible.

Gate driving loss P_{GATE} is the most significant power loss result from supplying gate current to switch the load on and off at the switching frequency. The power dissipation that results from driving a power switch at a special gate-source voltage, V_{GS} , with gate charge, Q_G , at switching frequency, F_{SW} , is determined by:

$$P_{GATE} = Q_G \times V_{GS} \times F_{SW}$$

To give a numerical example, assume for a 12V VDD system, the power MOSFETs which have a total charge of 60nC at $V_{GS} = 12V$. Therefore, two devices in parallel would have 120nC gate charge. At a switching frequency of 100kHz, the total power dissipation is:

$$P_{DISS}=P_{DC}+P_{GATE}$$

$$P_{DC}=12V \times 1.4mA = 0.0168W$$

$$P_{GATE}=120nC \times 12V \times 100kHz = 0.144W$$

So the total dissipation is:

$$P_{DISS}=P_{GATE}+P_{DC}=0.0168W+0.144W=0.161W$$

