

High Performance Multi-mode PWM Controller

General Description

AS2781 is a highly integrated current mode PWM controller, optimized for high performance, low standby power consumption and wide output voltage range PD adapter solutions. The circuit is as well compatible with cost effective offline flyback converter applications covering a wide output range.

At full loading, the IC operates in fixed frequency mode. When the loading goes low, it operates in Green mode with valley switching for high power conversion efficiency can be achieved in the whole loading range.

AS2781 offers complete protection coverage including cycle-by-cycle current limiting (OCP), over load protection (OLP), over temperature protection (OTP), output short current protection (SCP), output and VDD over voltage protection (OVP & VDD OVP). Excellent EMI performance is achieved with MAXIN proprietary frequency shuffling technique. The tone energy at below 22kHz is minimized to avoid audio noise during operation.


Features

- 65kHz and 100kHz fixed frequency mode
- Less Than 75mW Standby Power
- Adaptive loop gain compensation with lovp current detection
- Ultra low operation current at light and no load
- Extend burst mode control for improved efficiency and low standby power
- Power on soft start reducing mosfet VDS stress
- Frequency shuffling for EMI
- Audio noise free operation
- Comprehensive protection coverage
 - Vdd under voltage lockout with hysteresis (uvlo)
 - External over temperature protection(EXT_OTP)
 - VDD over voltage protection
 - Output over voltage protection
 - Output short current protection (SCP) with auto recovery
 - Brownout protection with auto recovery
 - Output diode short protection with auto recovery


Application

- Battery chargers, PD adapters
- Wide output range adapters
- Set-Top Box power supply

Typical Application



Pin Configuration



Pin Descriptions

Pin	Name	Description
1	GND	Ground pin.
2	FB	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and current-sense signal CS pin.
3	DMAG	Demagnetization input. Input and output voltages are sensed from the auxiliary winding.
4	CS	Current sense pin, connect resistors to ground.
5	VDD	Power supply.
6	GATE	Gate driver for external MOSFET.

Ordering Information

PART No.	Package	Frequency	Tape&Reel
AS2781	SOT23-6	65kHz	3000pcs/reel
AS2781H	SOT23-6	100kHz	3000pcs/reel

Absolute Maximum Ratings


Parameter	Value	Units
VDD DC supply voltage	60	V
FB input voltage	-0.3 to 7	V
CS input voltage	-0.3 to 7	V
DMAG input voltage	-0.3 to 7	V
Junction temperature T_J	-40 to 150	°C
Ambient temperature T_A	-40 to 85	°C
Storage temperature T_{STG}	-55 to 150	°C
ESD(HBM)	±2.0	kV
Leading temperature (soldering, 10secs)	260	°C

Note: stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	Range	Units
VDD	VDD supply voltage	10-48	V
PD	Power dissipation @TA=25°C	0.59	W

Block Diagram



Electrical Characteristics







(TA=25°C, VDD=18V, unless otherwise noted)





Symbol	Parameter	Test condition	Min	Typ.	Max	Unit
VDD supply voltage						
I _{startup}	VDD startup current	VDD=UVLO_OFF-1V		5.0	20.0	μA
I _{VDD}	VDD normal operation current	V _{FB} =3V		2.8	3.3	mA
I _{Burst}	Burst mode operation current	V _{FB} =0.5V		0.45	0.48	mA
UVLO_ON	VDD under voltage lockout enter		6.7	7.2	7.7	V
UVLO_OFF	VDD under voltage lockout exit		15.5	16.5	17.5	V
V _{Pull/up}	Pull-up PMOS active			10		V
V _{DD_OVP}	Over voltage protection voltage	FB=3V, VDD ramp up until gate clock is off	50.0	52.0	54.0	V
V _{Latch}	Latch release voltage	External OTP/VDD_OVP/VO_OVP		4.8		V
T _{recovery}	Restart time for auto-recovery protection	Other protection		1.4		s
FB pin – Feedback input section						
V _{FB_Open}	FB open loop voltage			5.1		V
Av _{cs}	PWM input gain ΔV _{FB} /ΔV _{CS}	V _{DMAG} >1.25V		3.5		V/V
		V _{DMAG} <1.25V		4.5		V/V
D _{MAX}	Max duty cycle @ VDD=18V, V _{FB} =3V, V _{CS} =0.3V		70		90	%
I _{FB_short}	FB pin short circuit current	Current for short FB to GND		250		μA
V _{FB_green}	The threshold enters green mode			2.05		V
V _{REF_burst_H}	The threshold exits burst mode			1.2		V
V _{REF_burst_L}	The threshold enters burst mode			1.1		V
V _{FB_OLP}	Over load protection		4.0	4.4	4.8	V
T _{D_OLP}	Over load debounce time			60		ms
R _{FB_IN}	Input impedance			20		kΩ
CS pin – Current sense input						
T _{CS_SST}	Soft start time of CS threshold			4.0		ms
T _{blanking}	Leading edge blanking time			300		ns
T _{D_OC}	Over current detection and delay	From over current occurs till gate driver turns off		90		ns
V _{CS_PK}	Internal current limiting threshold voltage with zero duty cycle		0.492	0.500	0.508	V
V _{CS_PKclamp}	CS voltage clamper			0.715		V
V _{CS_SRST}	Secondary rectifier diode short protection threshold voltage		1.1	1.2	1.3	V
V _{CS_EXOTP}	External OTP threshold voltage	DMAG=1.8V		0.80		V
T _{D_EXOTP}	External OTP delay time		42	49	56	ms

Oscillator						
FOSC_NOM	Normal frequency of high output voltage	VDD=15V, FB=3V, CS=0V	60	65	70	kHz
FOSC_JT	Frequency jittering		-7		+7	%
FOSC_shuffling	Shuffling frequency			240		Hz
FOSC_TEMP	Frequency temperature stability			1.0		%
FOSC_VDD	Frequency VDD voltage stability			1.0		%
FOSC_burst	Burst mode frequency			22		kHz
Gate driver						
VGL	Gate low voltage @ VDD=15V, Io=20mA				1.0	V
VGH	Gate high voltage @ VDD=15V, Io=20mA		8.0			V
VG_clamping	Gate clamp voltage			11.5		V
T_rise	Gate voltage rising time 1.2V ~ 10.8V @ CL=1000pF			240		ns
T_fall	Gate voltage falling time 10.8V ~ 1.2V @ CL=1000pF			25		ns
DMAG pin						
VTH_OVP	Output over voltage protection threshold voltage		3.20	3.30	3.40	V
VTH_UVP	Output under-voltage protection threshold voltage		0.30	0.35	0.40	V
TD_UVP	Output under voltage protection delay time		9	12	15	ms
TBLK_LL	Blanking time of DMAG pin @ light load	V _{FB} <2.05V		1.7		μs
TBLK_HL	Blanking time of DMAG pin @ high load	V _{FB} >2.05V		2.3		μs
IDMAG_BNI	Brown in protection threshold current		115	130	145	μA
IDMAG_BNO	Brown out protection threshold current		120	135	150	μA
TD_BNO	Brown out protection delay time	FOSC=83KHz	42	49	56	ms
IDMAG_HVHYS	Hysteresis of high VIN entry			7.5		μA
IDMAG_MAX	Maximum DMAG sourcing current		1000			μA
Internal OTP						
OTP_in				155		°C

Characteristic plots

VDD=18V





Operation description

AS2781 is a highly integrated current mode PWM controller, optimized for high performance, low standby power consumption and wide output voltage range PD adapter solutions. Together with PD secondary controller. The power circuit is as well compatible with cost effective offline flyback converter applications covering a wide output range. The extended burst mode control greatly reduces the standby power consumption and helps the design easily to meet the international power conservation requirements.

Startup and Internal under voltage lockout

Startup current of AS2781 is designed to be very low so that VDD could be charged up to UVLO_OFF threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet achieve a reliable startup in application.

To optimize power efficiency, startup resistors can be added to the AC line, which not only can reduce power loss but can reset latched mode protections faster.




Fig1 startup current timing

Operation current

The typical operating current of AS2781 is 2.8mA. Good efficiency is achieved with this low operating current together with the extended burst mode control features.

Soft start

AS2781 features an internal 4ms soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power in sequence. As soon as VDD reaches UVLO_OFF, the CS peak voltage is gradually increased from 0V to the maximum level. Every restart up begins with a soft start.

Adaptive loop gain compensation

With MAXIN proprietary technology, an adaptive loop compensation is implemented to ensure the system loop stability for wide output voltage range according to I_OVP current detection.

Frequency shuffling for EMI improvement

The frequency shuffling is implemented in AS2781. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the system design.

Extended burst mode operation

At light load or no-load condition, most of the power dissipation in a switching mode power supply is from switching loss of the MOSFET, the core loss of the transformer and the loss of the snubber circuit.

The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy.

The switching frequency is internally adjusted at light load or no-load condition. The switching frequency reduces at light load or no load to improve the conversion efficiency. At light load or no-load condition, the FB input drops below $V_{REF_burst_L}$ and system enters burst mode. The gate drive output switches when FB input rise back to $V_{REF_burst_H}$. Otherwise the gate drive remains at off state to minimize the switching loss and reduces the standby power consumption to the greatest extend.

Oscillator operation

During the full load power operation, AS2781 operates at 65kHz fixed frequency of high output voltage ($V_{FB} > 2.05V$ typical). The efficiency and system cost are controlled at an optimal level. At light load, AS2781 enters the light load mode, where the output current is reduced. The switching losses are reduced by lowering the switching frequency.




Fig2 FB voltage vs frequency

Current sensing and leading-edge blanking


Cycle by cycle current limiting is offered in AS2781 current mode PWM control. The switch current is detected by a sense resistor into CS pin. At internal leading-edge blanking circuit chops off the sensed voltage spike at initial internal power MOSFET on state due to snubber diode reverse recovery and surge gate current of power MOSFET. The current limiting comparator is disabled and cannot turn off the power MOSFET during the blanking period. The PWM duty cycle is determined by the current sense voltage and the FB voltage.

Internal synchronized slope compensation

Built-in slope compensation circuit adds voltage ramp into the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

Demagnetization detection

The transformer core demagnetization is detected by monitoring the voltage activity on the auxiliary windings. This voltage features a flyback polarity. After the on time, the switch is off and the flyback stroke starts. After the fly-back stroke, the drain voltage shows an oscillation with a frequency of approximately $1/2\pi\sqrt{L_p C_D}$, where L_p is the primary inductance of primary winding and C_D is the capacitance on the drain node.


Fig3 valley detection

The typical detection level is fixed at 85mV at the DMAG pin. Demagnetization is recognized by detection of a possible valley when the voltage at DMAG pin is below 85mV in falling edge.

During the power MOSFET on time, the auxiliary winding voltage is negative, and the AS2781 outputs a clamp current to clamp the DMAG voltage at 0V. The AS2781 has built in characteristics, a DMAG brown in protection threshold current I_{DMAG_BNI} (135uA typical) and a DMAG brown out protection threshold I_{DMAG_BNO} , for the DMAG pin. The bulk-capacitor brown in and brown out voltages, V_{BULK_BNI} and V_{BULK_BNO} , can be programmed by adjusting R_{D1} and R_{D2} at the DMAG pin, as shown in Figure4. Once the brown in or brown out threshold voltage is set, the other one will be determined accordingly. The bulk capacitor brown-out threshold voltage V_{BULK_BNO} can be obtained according to the following equation:


$$\frac{V_{BULK_BNO}}{I_{DMAG_BNO}} = \frac{V_{BULK_BNI}}{I_{DMAG_BNI}}$$

When the MOSFET turns off, the DMAG pin senses the output voltage of the power stage across the auxiliary winding, with a ratio equal to the turn ratio of the auxiliary and secondary windings, and then scaled with the resistor divider R_{D2}/R_{D1} , as shown in Figure4. The voltage divider and R_{D1}/R_{D2} can be calculated by the following equation:

$$\frac{N_A}{N_P} \cdot \frac{V_{BULK_BNO}}{R_{D2}} = I_{DMAG_BNO} \quad (\text{For brown out})$$

$$\frac{N_A}{N_S} \cdot \frac{V_{OUT_OVP}}{R_{D1} + R_{D2}} = V_{TH_OVP} \quad (\text{For } V_{OUT_OVP})$$

Where the V_{TH_OVP} is 3.30V (typical) for AS2781.


Fig4 DMAG pin application

In addition, when the MOSFET just turns off, leakage inductance of the transformer and parasitic capacitance of the MOSFET induces resonant oscillations on the DMAG pin. The resonant oscillations may cause the AS2781 to falsely trigger DMAG over voltage protection, which thus fails to reflect actual output over voltage fault condition so that the circuit may not function properly. As load increases, the duration of the resonant oscillation may also increase. A small bypass capacitor which sized from 15-33pF and placed as close to the DMAG pin as possible is recommended to be added to

suppress such noises on the DMAG pin as shown in Figure4. If a larger bypass capacitor may cause the DMAG voltage to be phase shifted too much for the MOSFET not be switched on at exact valley points.

Protection controls

Good power supply system reliability is achieved with auto recovery protection features including OCP, output short protection (SCP), Under Voltage Lockout on VDD (UVLO) and peak load protection, and latched shutdown features including Over Temperature Protection, VDD and output Over Voltage Protection (OVP).

With MAXIN proprietary technology, the OCP is line voltage compensated to achieve constant output OCP limit over the universal input voltage range and its dependency on primary inductance and frequency is removed.

At overload condition when FB pin input voltage exceeds power limit threshold value for more than Td_OLP, control circuit reacts to shut down the converter. It restarts when VDD voltage drops below UVLO limit. For protection with latched shut down mode, control circuit shuts down (latch) the power MOSFET when an over temperature condition or over voltage condition is detected until VDD drops below 4.8V (Latch release voltage), and the device enters power on restart-up sequence thereafter.

Over current protection

AS2781 provides an adaptive cycle-by-cycle OCP compensation method varying with gate on duty cycle in Figure6. The maximum cycle-by-cycle OCP threshold voltage, Vth_PK, is 0.715V.

At PWM off state, 100uA current flows out of CS pin to generate a voltage through R1 and Rsense. The final CS peak clamping voltage threshold is adjusted by the added voltage.




Figure5 cycle by cycle OCP compensation

Pin floating and short protection

AS2781 provides pin floating protection for all the pins and pin short protection for adjacent pins. In the cases when a pin is floating or two adjacent pins are shorted, Gate switching is disabled.

Feedback resistors

To enhance efficiency at light load, the power loss caused by the feedback resistors, in parallel with the opto-coupler as shown in Figure6, must be reduced. Since the current through the feedback resistor is very small, a shunt regulator, especially with its minimum regulated current, should be carefully chosen to ensure that the shunt regulator can still regulate the output voltage at such a small cathode current.




Figure6 Feedback resistor

Driver

The power MOSFET is driven by a dedicated gate driver for power switch control. Too weak the gate driver strength results in higher conduction and switch loss of MOSFET while too strong gate driver strength results the compromise of EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme.

Layout considerations

A proper PCB layout can alleviate unknown noise interference and EMI emission in a switch mode power supply. It is recommended to follow the following PCB layout guidelines when a switch mode power supply is to be designed:

- The current path A, starting from the bulk capacitor, through the transformer, the MOSFET, the resistor R_{cs} and back to the bulk capacitor, is a high frequency and high current loop. This path should be kept as small as possible to decrease noise coupling and kept away from other low voltage traces, such as control paths.
- The path B, starting from the auxiliary winding, through the resistor, the diode, and VDD capacitor to the VDD pin, is also recommended to be as short as possible. Besides, the VDD capacitor should be placed as close to the VDD pin as possible.
- The path C, from the RCD snubber circuit to the MOSFET should also be kept short as it is also a loop with high frequency.
- The path D, starting from the second winding, through the rectifier diode, the rectifier capacitor, back to second winding, is also recommended to be as short as possible. In addition, the copper areas at the anode and cathode of the diode must be large enough to ease sinking heat from the diode.
- The path E which is from the GATE pin, through the MOSFET, the current sense resistor and back to the AS2781 ground should be kept as small as possible.
- The ground traces of the bulk capacitor C_g , the current sense resistor R_g , the VDD capacitor C_{Eg} , the auxiliary winding N_{ag} , and the power circuit U_g , should be separated to reduce noise, output ripple and EMI emission. The ground traces of the auxiliary winding N_a and the AS2781 are connected together at the VDD capacitor ground. Then the connected ground trace goes through the VDD capacitor, the current sense ground, and to the bulk capacitor ground in turn. The area of the bulk capacitor ground trace should be large enough.
- The bypass capacitor should be placed as closed to the power circuit as possible.





Figure7 PCB layout guide

Package information

SOT23-6



Recommended Land Pattern

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.889	1.100	1.295
A1	0.000	0.050	0.152
B	1.397	1.600	1.803
b	0.28	0.35	0.559
C	2.591	2.800	3.000
D	2.692	2.920	3.120
e	0.95BSC		
H	0.080	0.152	0.254
L	0.300	0.450	0.610